Altera
Accelerates FPGA Design Productivity
in Quartus II Software Version 10.1
with Next-Generation System-Integration Tool
New Qsys Tool Enables Faster System Development
SAN JOSE, Calif., Dec. 6, 2010 /PRNewswire/ —
Altera Corporation (Nasdaq: ALTR) today announced the release of its Quartus® II development software version 10.1, the programmable logic industry’s number-one software in performance and productivity for CPLD, FPGA and HardCopy® ASIC design. The Quartus II Subscription Edition software version 10.1 includes the availability of a beta version of Qsys, Altera’s next-generation system-integration tool, which features the industry’s first FPGA-optimized network-on-chip-based interconnect. Qsys offers memory-mapped and streaming interface support that achieves nearly double the performance of Altera’s SOPC Builder tool, while improving system scalability for large FPGA designs and enabling support for industry-standard interfaces (Avalon® and AMBA® AXI™ and AHB™ standards from ARM, etc.).
(Logo: http://photos.prnewswire.com/prnh/20101012/SF78952LOGO)
Qsys enables high-performance FPGA-based system design through the use of a network-on-chip-based interconnect architecture. Qsys applies network theory to on-chip communications that provide performance improvements over conventional bus and switch fabric interconnections. This approach, which packetizes all memory-mapped and streaming data, delivers higher operating frequency for the same latency and resource utilization. Qsys also offers an automatic pipelining feature to further increase system fMAX.
Designs that include a high number of intellectual property (IP) or system components benefit from the hierarchical design flow featured within Qsys. The tool enables system scalability by dividing large FPGA designs into multiple sub-systems. This hierarchy allows designers to easily manage each sub-system while giving them the ability to add additional sub-systems to the design with minimal impact on system performance.
Qsys broadens the amount of IP available for FPGA-based system-level design through support for industry-standard interfaces, such as Avalon and AMBA AXI and AHB standards from ARM. The tool provides designers ultimate flexibility by automatically handling the bridging between multiple interface standards. This capability enables users to leverage IP cores with multiple interfaces in a single design. The initial release of Qsys supports the open-standard Avalon interface. Additional industry-standard interfaces, such as AMBA AXI and AHB standards from ARM, will be supported in future releases. For more information about Qsys, visit www.altera.com/qsys.
“Productivity continues to be at the forefront of our customers’ minds,” said Chris Balough, senior director of software, embedded, and digital signal processing (DSP) marketing at Altera.
“Altera’s new Qsys tool leverages our decade-long experience as the pioneer in FPGA-based switch fabrics to deliver a substantial level of new capabilities and performance that will improve customers’ system-level design and IP reuse.”
Expanded ModelSim OEM Agreement and Simulation Support
Altera recognizes the importance simulation plays in the FPGA design process and continues to improve the simulation experience within the Quartus II software design environment with the latest release. Altera recently renewed its multi-year OEM agreement with Mentor Graphics, which provides Quartus II software customers access to the latest version of the ModelSim® tool. New features in the ModelSim-Altera edition and ModelSim-Altera starter edition include a waveform editor and improved Altera® IP simulator support. Waveform editing supports a popular method to quickly generate input stimulus for verification.
Additional Features Within Quartus II Software v10.1 Include:
- New Device Support
- —
- This release provides complete support for Altera’s new MAX® V CPLD device family announced today. Also added is support for Altera’s new Arria® II GZ FPGA family and expanded support for the Stratix® V FPGA family.
- Faster Recompiles
- —
- Enhancements to the software’s Rapid Recompile feature maximize designer productivity by reducing compilation time by 65 percent, on average.
- New External Memory Interface Toolkit
- —
- The new toolkit helps designers bring their boards up faster by identifying calibration issues and measuring the margins for each DQ strobe (DQS) signal.
- Enhancements to Chip Planner and TimeQuest
- —
- Chip Planner includes a new window to let designers easily view and trace multiple critical timing paths. TimeQuest adds a new capability to report timing closure recommendations so designers can quickly and easily identify and resolve timing closure issues.
For additional information about the features offered in Quartus II software v10.1, visit www.altera.com/q2whatsnew.
Pricing and Availability
Both the Subscription Edition and the free Web Edition of Quartus II software v10.1 are now available for download.
A beta version of Qsys is available in the Quartus II Subscription Edition software.
Altera’s software subscription program simplifies obtaining Altera design software by consolidating software products and maintenance charges into one annual subscription payment.
Subscribers receive Quartus II software, the ModelSim-Altera Starter edition and a full license to the IP Base Suite, which includes 14 of Altera’s most popular IP (DSP and memory) cores.
The annual software subscription is $2,995 for a node-locked PC license and is available for purchase at Altera’s eStore.
Forward-Looking Statement
Statements in this press release that are not historical are “forward-looking statements” as the term is defined in the Private Securities Litigation Reform Act of 1995. Forward-looking statements are generally written in the future tense and/or preceded by words such as “will,” “expects,” “anticipates,” or other words that imply or predict a future state. Forward-looking statements include our support of additional industry-standard interfaces. Investors are cautioned that all forward-looking statements in this release involve risks and uncertainty that can cause actual results to differ from those currently anticipated, due to a number of factors, including without limitation, product introduction schedules, as well as changes in economic conditions and other risk factors discussed in documents filed by the company with the Securities and Exchange Commission (SEC) from time to time. Copies of Altera’s SEC filings are posted on the company’s website and are available from the company without charge. Forward-looking statements are made as of the date of this release, and, except as required by law, the company does not undertake an obligation to update its forward-looking statements to reflect future events or circumstances.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera’s FPGA, CPLD and ASIC devices at www.altera.com. Follow Altera via Facebook, RSS and Twitter.
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. AMBA is the registered trademark of ARM Limited in the EU and other countries. AXI and AHB are the trademarks of ARM Limited in the EU and other countries. ModelSim is a trademark of Mentor Graphics Corporation. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.
Editor Contact:
Steve Gabriel
Altera Corporation
(408) 544-6846
———————————————————————————————